Introduction
The paper is mainly discussing about Ultrathin Nitrided Oxide MOSFETs. It is necessary to use ultrathin gate to scale down of the size of the MOS devices. Nitridation treatment of thin oxides gate is used to improve the dielectric robustness to electric stress and to develop high permittivity gate dielectric stacks. This topic was recently discussed by Jonghwan Lee, Gijs Bosman, Keith R. Green, and D.Ladwig [1] . However, the reduction of the gate-oxide layer leads to increasing of the gate leakage current and the gate unreliabilities. So we have to find out appropriate methods to calculate the leakage current of the thin gate, meanwhile including the nitridation treatment. We discuss this topic in the following several steps. (A) First, we present a detailed study of a physicsbased compact model for the gate leakage current of the ultrathin (less than 4.5 nm) gate oxide MOSFETs. Direct tunneling model (DT) is used to calculate the current density. (B) In the 2 nd Part, we introduced a model called ITAT (Inelastic Trap-Assisted Tunneling), which is combined with a semi-empirical direct tunneling current to calculate the tunneling probability and tunneling current. Here, the nitridation treatment process is simulated by using trapping electronic states in the insulating oxide gate. (C) The 3 rd part is related to the microscopic interpretation of the ITAT process. We consider the resonant tunneling through the oxide barrier containing potential wells corresponding to the defect states, and compare the current with the value obtained in the 2 nd part. (D) In the 4 th part, the current-voltage (I-V) and capacitance-voltage (C-V) simulation curves are given and compared with experimental results and those by previous classical models. The lowfrequency noise results are also demonstrated. (E) In the last part, several comments and conclusions are made. We will try to address all these contents in detail
Direct Tunneling Model of Ultrathin Gate Leakage Current
Usually, for the n-channel MOSFETs, we have three layers: n+ poly-Si, SiO 2 , and p-Si at the inversion condition. Here, in order to make the discussion simpler, we use a different but similar structure: n+ poly-Si/SiO 2 /n-Si, but where the n-Si substrate is in accumulation condition, and it is actually a n-channel MOSFET. Since, we are dealing with ultra-thin oxide gate, so the difference in the potential energy over the oxide layer qV ox is usually smaller than the tunnel barrier height at the injecting interface of SiO 2 /Si -----b φ . So we have to use direct tunneling model (DT) to calculate the tunneling current density [2] (Please refer to Fig. 1 ).
Fig. 1
In Fig. 1 , the case of electron tunneling from the accumulation layer in the Si substrate is considered with a tunnel barrier height b φ and a positive applied gate bias voltage V referent to the substrate. E fs and E fp are the Fermi energy levels in the Sisubstrate and the poly-Si gate respectively. After the positive bias voltage V applied to the n+ poly-Si/SiO 2 /n-Si, a degenerate accumulation layer will occur in the Si substrate while a depletion layer is present in the poly-Si gate. We can use an independent electron approximation and an elastic tunneling process to get the tunneling current; while it is assumed that the transversal component of the electron energy E t is conserved during the tunneling in the MOS structure, m t is the transversal electron effective mass. So it gives the tunneling current density J [3] :
Where E is the total energy of the tunneling electron measured from the Si conduction band (CB) edge and we can use the WKB approximation to calculate the tunneling transmission probability:
For the tunneling case, V(x)>E, since
is corresponding to the imaginary part of the wave vector in the oxide layer ox κ , so the tunneling transmission probability becomes:
The energy of the SiO 2 Conduction Band edge is given by: ) ( .
x E ox c
And for the direct tunneling case x1 is equal to the width of the oxide layer t ox.
Replacing them into the equation (3), we have:
After integration, we will get our equation (4) 
Using the double integration formula of E and (Equation (1)), we will get the tunneling current: 
Right now we have the direct tunneling current density -----Equation (7), if we introduce a new model BSIM4 [5] , we will get a new expression for the oxide tunneling current, which is similar to the equation (7), except for the correction function
Using BSIM4 model, we can get the new gate oxide tunneling current:
We will use BSIM4 model in the following sections.
Inelastic Trap-Assisted Tunneling (ITAT) Model
In previous section, we introduce the BSIM4 model to represent the direct tunneling current of ultrathin MOS gate, now we will formulate an improved model to include the nitrided process of MOSFETs. This model combines the inelastic trapassisted tunneling mechanism with the semi-empirical gate leakage current model of BSIM. In this process, the tunneling-in current is from the inversion layer to the traps and released to deeper positions; then the tunneling-out current is subsequently tunneling from the traps to the gate under the influence of the applied electric field. This two-step tunneling process includes a direct tunneling process into the trap sites with a tunneling probability and an additional direct tunneling step to the gate with a probability . Considering x is the distance from the Si-SiO 2 interface, N trap (x, E) is the sheet trap density at x with energy E, is the electron occupancy function of the traps, A ) , ( E x f t g is the tunneling area and t σ is the capture cross section in the traps. Naturally, we can get the expression of tunneling-in and tunneling-out current as following:
Where the tunneling-in electrons can only go into the un-occupied sites, while the tunneling-out electrons can only come out from the occupied sites, so we have factors and in the equation (10) and equation (11) respectively. And the tunneling can be divided into two parts, x and
x t ox − , the tunneling energy of the 2 nd part should include the loss or decay energy in the trap, so we have
So the final result of tunneling current of this inelastic trap assisted tunneling process is due to the detailed balance of and when the generation function g and recombination function r have the same expression. Since there are sequentially tunneling processes characterized by the tunneling rates and , so the total tunneling rate of a electron tunneling through the entire oxide via a trap site at location x in the oxide R should be satisfied the following equation:
After obtaining the function R, we can calculate the final tunneling current at the detailed balance condition, which is:
Where the local electric fields in expression (13), and , charactering the separated tunneling regions can be obtained by using the equivalent MOS capacitor circuit and Gauss's Law. Please see Fig.3 . 
Then we can get:
Using same algebra at the similar case, we have : Now we are going to calculate the tunneling rate function g or r. Although they have a same expression under the detailed balance condition, when we implement them into Equation (13), we will use different parameters, so they will have different contributions to the final tunneling current .
ITAT J
Very similar to the equation (1) ∫
, which we used to calculate the direct tunneling current before, we have the uniform generation rate:
Here, we can use the result of Equation (4) we obtained before
At this moment, we can use 1 st order approximation of equation (16), then consider the BSIM4 model (in previous case the C function applied to the whole oxide gate region , but here it is only applied from the Si/SiO ox t → 0 2 interface to some specific trapping position x), so the whole calculation from now on will be identical with what we have done before. Finally, we will get a very similar expression as Equation (9) . The only difference here is just the some constant multiplying factor:
In order to get , we have to use ) , , (
So we can define several constants:
Now we can write down: 
Where we have with
Then we insert the equation (17) & (18) we obtained here into the equation (12), (13), we will get the tunneling current density of ITAT model.
After several steps' calculations, we can get the following expression straightly. 
It is quite complicated!
Microscopic Interpretation of Resonant Current Transport
For this part, the original paper mainly discussed the resonant tunneling through the oxide barrier containing potential well associated with quantum electronic states. In this model, the transitions among the local bounded electron states in the trap are interpreted as the process of the interactions of the electrons with phonons and photons. The resonance tunneling process is non-negligible since it causes an enhancement in the tunneling current density when the trap energy level and electron energy level line up. And the tunneling processes suffer inelastic events, so it should be modified to include the inelastic scattering processes occurring in the trapping state.
Unfortunately, I couldn't find the references related to this part, so I can only give a brief introduction and discussion about this complicated theory here.
By using the formula for the Tsu-Esaki tunneling current of the single resonant energy level, we have [6] ,
Where is the Fermi wave vector (Fermi energy), ( ) is the magnitude of the electron wave vector in the left emitter (right collector), T is the left to right transmission probability.
Since right now we are discussing about a system with different tunneling resonance energy levels in the trap, so we can extend this formula to include the contributions from all. 
Which is given as equation (19) in the original paper, where -----the total tunneling probability for an electron to traverse through a double barrier with a quantum well is given as 
which is different with the equation (18a) in the original paper.
By using the equation (18b), (18c), (18d) and (18e) in the original paper, we can get the following result: 
So the total resonant tunneling probability can be expressed as: If we apply these two terms into the equation (22), after that put the equation (22) into the integration (20), from there we will see a very complicated expression. I have tried to calculate it for quite a while, but I failed to get any reasonable result, it might be required to use some special magic algebra to get it. Here, I just write down the result: 
When we are considering it in the resonant region, where ( ) >> and >> , we will have So at this spot, we derived the equation (21) in the original paper, it shows that the sum of the resonant tunneling current components in the different resonant energy levels will give the total resonant current density here, and it is complementary to the ITAT current density which we discussed previously (in Equation (19) ).
Comparison between modeling simulation and experiment results
At the beginning of this part, the original paper addressed the fabrication of Nitrided Ultra thin Oxides gate, but we are going to neglect it since it is not an important problem all over this paper. Then it shows a schematic energy band diagram by a special program simulation (Fig.2 in Jonghwan Lee et al's paper), here we can see when we use a large value of gate voltage and high implanted charge concentration in the p-substrate, the band-bending is large, the energy level of conduction band edge at the SiO 2 /Si interface is even lower than the Fermi level, which is corresponding to a very strong inversion case. Also we can see the energy distribution in the potential well, the ground state and the 1 st excited state are dominated. We illustrate this diagram as Fig. 1 in our appendix page. Now we are going to discuss the C-V characteristics of this kind of ultra-thin gate. As the total capacitance of the gate is in seriary combination of three parts: silicon capacitance , oxide capacitance , and the capacitance due to the polysilicon depletion region , we get the total capacitance Since the induced positive charge in the polysilicon depletion region is equal to the space charge density in the silicon inversion region , but with an negative sign. , where is doping concentration in the poly-silicon region ( , but the is the sheet charge density of the polysilicon in the depletion region , so it will give us the correct dimension [7] . 
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Now we are going to discuss the most complicated part , the channel capacitance. We can consider this capacitance in two parts in series: one is the contribution from the electron dynamic density of states near the Fermi level , the other is the capacitance of the electron in the inversion layer (considering the average position of electrons in the inversion layer referenced to the SiO 
Where n is the density of state, and at the room temperature we get
From some related reference, we have the expression of , since the discussion is several pages long [8] , so here we just use the result directly.
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Where constant is the depletion charge density, we have
Up to this point, we have got the expressions of those three capacitances respectively, where is a constant, and are both functions of ; that's to say, 
Here, the definition of is deferent with what have learned from class [9] by the term , the here just includes the inversion charge, exclusion of the depletion charge due to the static negative ions in the p-substrate. I guess that when the author use capacitance meter to measure the capacitance of the whole system, they just measure from the polysilicon gate to SiO is given as a value of [10] . In the notes of our course, we have the formula for gate in terms of surface potential:
But here we used here is only the inversion charge without including the depletion charge, so we've got to modify this formula. Actually, we just need to add an additional term (the voltage drop in the polysilicon depletion region, which is negative) on the right side of the equation, it is still true and more accurate. Now we assume substrate grounded so flat-band voltage depends on energy barrier potential of the Si-substrate side, which is easy to calculate or measure; we can also measure without too much trouble. Then by using Equation (27), we can solve the equation for the surface potential In the original pager, Fig.3 gives the simulation result of this model, comparing with classical model and experimental result. From the plot, we see the current model works much better than the previous classical model. ( We also attached this plot in the appendix as Fig. 2 Although the difference between the simulation result by the present model and experiment result is very small, it obviously exists, it might be due to the interface trapping charge. Now we want to evaluate the interface trap density from the quasi-static C-V technique. And we will try to separate the interface trap capacitance from the silicon capacitance. From equation (25) 
Just use this formula, we can get the plot " vs. In the region near the band edge, we can only use this quantum model to get the interface trap density. We also give this picture as Fig. 3 in appendix. Now let's switch into the discussion of "I-V" characteristics.
In previous discussion, we have got the equation (19) 
Where we can see the trapping density is a position and energy dependent quantity, but here we assume it is a constant: σ , and choose a reasonable value for the constant factor λ in the C function, when we are considering it at a fixed value of , the equation (19) will be just a function of position x. On the other hand, we can choose a fixed point in the oxide layer to simulate this formula, then we will get the tunneling current density of the ITAT model is just a function of gate voltage : .
The original paper gave the ITAT modeling result at certain condition for , they used the following parameters: (Fig. 4 in our appendix) , we can see after implementation of these pre-defined parameters, the ITAT model works very well. It almost fits every point of the experimental data, while the DT model (direct tunneling) seems deviated away from the experiment result, which shows the advantage of using ITAT model in "I-V" characteristics. This model is also equally applicable to p-channel MOSFET, just modified the parameters a little bit, we will see the similar result. φ . In the Fig. 6(a) and Fig.6(b) illustrate the "3-D plot of influence of trap energy levels and trap positions on current density" and "contour plot of this 3-D graph at certain current densities". We can easily see that the current peaks for traps located in the middle of the oxide layer and decay quickly for trap positions away from the trapping center and at deeper energy levels (You can see this in the Fig. 5 of the appendix).
We are not going to say a lot about the noise of leakage current, since I do not quite understand the technology named remote plasma nitrided oxide (RPNO) process, which is involved in the measurement here. However, obviously, we can see the noise from the Fig. 8 of the original paper, which indicates the existence of inelastic process occurring in the trap states and the slow relaxation times in the oxide barrier.
Discussion
After putting lots of effort in studying this topic, I get the main idea and see the advantage of applying inelastic trap-assisted tunneling (ITAT) model combined with the semi-empirical direct tunneling current (DT) model and (BSIM4) model to simulate gate leakage current in ultrathin nitrided oxide MOSFETs. By analyzing of the "C-V" and "I-V" characteristics, we can see that the ITAT model can get much better simulation results compared with the previous classical models. One achievement here is to consider this problem as a two-step inelastic-assisted tunneling process through the whole gate oxide, using WKB approximation to calculate the generation and recombination rates in the trapping well, and finally the tunneling current. Right now, I still have trouble to understand and derive several formulas completely. However, I have obtained lots of fruit after I finished writing this paper, and have ever been able to consider the potential application of ultrathin Nitrided Oxide MOSFETs.
